INTRODUCTION TO CCD AND CMOS IMAGING SENSORS AND APPLICATIONS (SC504)

Richard Crisp

rdcrisp@sbcglobal.net

Main Reference Sources for this Talk





PHYSICS AND TECHNOLOGY OF SEMICONDUCTOR DEVICES



3/13/2019

INTRODUCTION TO CCD AND CMOS IMAGING SENSORS AND APPLICATIONS

- Part 1: Basic Principles & Concepts
- Part 2: Charge Generation
- Part 3: Charge Collection
- Part 4: Charge Transfer
- Part 5: Charge Measurement
- Part 6: Noise Sources
- Part 7: Performance Measurement
- Part 8: Important CMOS Performance Differences vs CCD
- Part 9: Manufacturing
- Part 10: CMOS Pixel Scaling
- Part 11: Design Problem: Selecting the right Image Sensor for the job

Part 1

Basic Principles & Concepts

CCD INVENTION



Nobel Goes to Boyle and Smith for CCD Camera Chip

IEEE Fellows Willard Boyle and George Smith recognized for starting the digital-imaging revolution

By Neil Savage

Corrected 8 October 2009.

7 October 2009—Willard Boyle and George Smith, formerly of Bell Telephone Laboratories, in Murray Hill, N.J., will share half of this year's Nobel Prize in Physics "for the invention of an imaging semiconductor circuit-the CCD," the basis for digital imagery in everything from pocket cameras to the Hubble Space Telescope. (The "imaging" part of the citation is in dispute, as the first imaging CCD was developed by IEEE Fellow Michael F. Tompsett, a colleague of Boyle and Smith.) In announcing the awards, the Royal Swedish Academy of Sciences called Boyle and Smith "masters of light" and said that, with fellow winner and <u>optical-fiber pioneer Charles Kuen Kao</u>, they "helped to shape the foundations of today's networked societies."

Boyle and Smith came up with the idea for the CCD during a brief meeting in 1969. The two were working on semiconductor integrated circuits, and Smith had been involved with trying to create an imaging chip for the Picturephone, which consisted of an array of silicon diodes. At the time, Bell Labs was also working on a new type of computer memory that relied on tiny bubbles of magnetism. As the two recalled in a 1976 article in *IEEE Transactions on Electronic Devices*, their boss, Jack Morton, urged them to look at whether it was possible to make a form of bubble memory using semiconductors.

The idea is fairly simple. You start with a layer of silicon, doped so that it's deficient in electrons and oxidized at the surface. Atop the oxide, add an array of metal electrodes as gates, creating capacitors that can store charge. Then apply a voltage to the gate, which repels the silicon's positive carriers—the holes—and creates a potential well at the surface of the silicon. When a photon strikes the silicon, it creates an electron-hole pair, and the electron moves toward an electrode into the well. Electrons accumulate in the interface between the silicon and the oxide. When you apply a sequence of high and low voltages to adjacent gates, the electrons move from one gate to the next, like water being poured from one bucket to another, until they reach the edge of the chip, where the level of charge can be read as a measure of light intensity.

Nobel Prize in Physics 2009

CCD INVENTION - 1969



From Lab Notebook

CCD Operation



CCD Operation



Key CCD Functions

• CHARGE GENERATION:

-PHOTO- ELECTRIC EFFECT

-Light to charge conversion

• CHARGE COLLECTION:

-POTENTIAL WELL

-Create discrete regions to capture charge (pixels) in XY array

• CHARGE TRANSFER:

-POTENTIAL WELL

-Move charge from pixels to where it can be measured

• CHARGE MEASUREMENT:

-SENSE CAPACITOR

-Charge on capacitor creates voltage that is sensed

Doping: N and P type Silicon



At equilibrium: $n * p = n_i^2$

n= mobile electrons/cm³ p= mobile holes/cm³





N_A = # Acceptor Atoms/ cm³ (boron) N_D = # Donor Atoms/ cm³ (phosphorus)

At room temperature: In Ptype silicon, $p_{p0} = \sim N_A$ In Ntype silicon, $n_{n0} = \sim N_D$



4000 A < λ < 10,000 A , e⁻ = 1
1 A < λ < 1000 A , e⁻ = eV/ 3.65 eV/e-

PN Junction & Depletion Region



CCD STRUCTURE



POTENTIAL WELL



CHARGE TRANSFER





Boyle & Smith's 1969 notebook entry

CCD READOUT CIRCUIT



CHARGE DETECTION

V = charge/ capacitance = q/C (from electrostatics) (Coulomb/Farad = Volt)

```
Video-out =
```

```
q (electron charge) * #e- / NodeCapacitance
1.6 x 10<sup>-19</sup> S(e<sup>-</sup>) / node capacitance(F) (Volts)
```

```
e.g.,
Signal = 1 e<sup>-</sup>
Capacitance = 10<sup>-14</sup> F
Video-out = 16 micro-volts
```

CCD Architectural Types

FULL FRAME (PROGRESSIVE SCAN)

HIGH PERFORMANCE SCIENTIFIC CCD PIXELS MAXIMUM PIXEL AREA FOR GIVEN PIXEL PITCH REQUIRES SHUTTER OR PULSED LIGHT SOURCE DIFFICULT FOR VIDEO

FRAME TRANSFER

COMMERCIAL CCD PIXELS

ELECTRONIC SHUTTERING

NO PIXEL FILL FACTOR LOSS

IMAGE SMEAR

RARELY EMPLOYED TODAY

~2X DIE SIZE VS FULL FRAME

INTERLINE TRANSFER

COMMERCIAL CCD PIXELS ELECTRONIC GLOBAL SNAP SHUTTER: USEFUL FOR VIDEO/NO IMAGE SMEAR ABOUT HALF OF PIXEL IS OPTICALLY DEAD (FILL FACTOR ~50%) PIXEL FILL FACTOR LOSS ALLEVIATED BY MICRO LENS KEY TECHNOLOGY FOR MACHINE VISION/AUTOMATION

CASSINI 1024 X 1024 IMAGER



CASSINI IMAGERS





PLANET SATURN

FRAME TRANSFER (ELECTRONIC SHUTTER)

Pros:

Shutterless video CCD High fill factor Cons: Image Smear Die size = Cost

CCD47-20 Back Illuminated AIMO Frame-Transfer High Performance CCD Sensor



TYPICAL PERFORMANCE

Maximum readout frequency	5 MHz
Output amplifier responsivity	4.5 μV/e ⁻
Peak signal	
Dynamic range (at 20 kHz)	~50,000:1
Spectral range	
Readout noise (at 20 kHz)	



IMAGE SMEAR (Frame Transfer CCD)



INTERLINE TRANSFER (ELECTRONIC SHUTTER)







CCD IMAGERS

Qualities

■ Text book performance for all parameters (QE, read noise, MTF, dark current, linearity, etc.).

Deficiencies

Low tolerance for high-energy radiation damage.
 e.g. proton bulk damage and resultant CTE degradation.

- Significant off-chip electronic support required.
- Difficulty with high-speed readout (inherently a serial read out device).





9 Crisp SC504

CMOS BASICS (building on CCD fundamentals)

CMOS IMAGERS

Merits

■ Very tolerant to high-energy radiation sources (long life time)

Any charge transfer degradation applies only to one transfer in array vs thousands for serial readout CCD

■ On- chip system integration (low power, low weight and compact designs).

Easy to build CDS, A/D & other support circuitry on-chip with both N&P type MOSFETS available

■ High speed / low noise operation (inherently a parallel- random access readout device).

Each column can have its own signal processing & A/D conversion circuitry with digital outputs. Limited only by power and pincount (and ability to store data)

Deficiencies

Historically lacked performance in most areas compared to the CCD (charge generation, charge collection, charge transfer and charge measurement).

Much improvement has been realized in recent years. Some remaining challenges arising from V/e- nonlinearity in flat fielding area Wafer processing typically is more expensive and uses many more lithography steps. On the other hand typically is fabricated on modern 300mm wafers with many more die per wafer vs large CCDs fabricated on small wafers (due to lithography limitations)

CMOS IMAGER TYPES

PROGRESSIVE SCAN

CHARGE TRANSFER CMOS PIXELS IMAGE MOTION SMEAR REQUIRES SHUTTER OR PULSED LIGHT SOURCE READ NOISE LIMITED BY PIXEL SOURCE FOLLOWER AMPLIFIER NO SENSE NODE BLOOMING AND SMEAR

ROLLING SHUTTER

3T PHOTO DIODE PIXELS ELECTRONIC SHUTTERING IMAGE MOTION SMEAR RESET NOISE LIMITED (UNLESS ACTIVE RESET IS EMPLOYED)

<u>SNAP</u>

CHARGE TRANSFER CMOS PIXELS ELECTRONIC SHUTTERING NO IMAGE MOTION SMEAR RESET NOISE LIMITED (TRUE CDS CANNOT BE PERFORMED) SENSE NODE BLOOMING AND SMEAR

Example CMOS PIXELS VDD RESET SOURCE FOLLOWER PINNED V/e-ROW λ ΡΗΟΤΟ SELECT

p+ PINNING

p+

PPD

n -





n+

p+ - SUBSTRATE

SENSE

NODE





VDD

TX2

T2

FD2

CMOS Photogate Pixel



CMOS PHOTO GATE PIXEL





Amortize the readout circuitry over more than one pixel to improve Fill Factor, QE and to support on-chip summation of multiple pixels

CMOS PIXEL READOUT (PARALLEL RANDOM ACCESS READOUT)



COLUMN

The pixel array is accessed using a row and column address as if it were a memory IC

ULTRA LOW NOISE (2 e-) READ MODES

3T PPD DCDS PROGRESSIVE SCAN READ OUT

- Sample the first row of pixels, encode and save (all other rows integrate signal charge).

- Reset that same row and immediately sample the reset levels, encode and save.
- Progressively read and sample the next row of pixels in the same fashion.
- Repeat until all rows of the imager are read out.
- Subtract video and reset levels with computer to eliminate reset noise.
- Repeat frame readout.

- VARIATIONS

-Integrate before readout -Rolling shutter readout

4T PPD DCDS SNAP READ OUT

- SNAP video to sense node for all pixels (all rows integrate charge during readout).
- Sample the first row of pixels, encode and save.
- Reset that same row and immediately sample the reset levels, encode and save.
- Progressively read and sample the next row of pixels in the same fashion.
- Repeat until all rows of the imager are read out.
- Subtract video and reset levels with computer to eliminate reset noise.
- Repeat frame readout.

VARIATIONS

-Integrate before readout
Rolling Shutter Operation



MOTION SMEAR (ROLLING SHUTTER)

Each scanline (row) of image is sampled at a different time leading to motion smear





Global Snap Shutter

SNAP-SHOT MODE

- Single simultaneous in-pixel Xfer
- Pixel-at-a-time readout
- Min. intg. time ~ 1 msec.
- Motion artifact minimized
- No reduction in anti-blooming

PIXEL TYPES:

- Photogate w/sense node as in-pixel buffer
- Photodiode w/charge sharing
- Pinned-photodiode

All of them require **an extra gate** for anti-blooming and short exposure time definition (*FIT-CCD with no smear*)





Rolling Shutter

Snap Shutter

Part 3

CHARGE GENERATION

CHARGE GENERATION

- Silicon Interaction

 Near IR (7000 10,000 A)
 Visible (4000 7000 A)
 UV (1000 4000 A)
 EUV (100-1000 A)
 Soft X-ray (1-100 A)
- Interacting QE is limited by the absorbing layers that bound the epitaxial layer.
- Critical wavelength = 2500 A Absorbtion depth = 30 A Reflectivity = 70 %
- Absorption depth @ 4000 A = 2000 A

Reflectivity vs wavelength



How many photons make it into the silicon to interact?

PHOTON ABSORPTION DEPTH



How deep do you make the depletion region for optimum spectral response?

QE Boosting: Indium Tin Oxide Transparent Gate

KODAK (now On-Semi)



QE Boosting for UV/Near UV: Lumigen Coating

- Organic Phosphors (e.g., Lumigen -Yellow -High Lighting Pen)
- Down Converts Photons Shortward of 4600
 A to 5200 A
- 100 % Quantum Yield
- Thermally Vacuum Deposited (6000 A) @ 70 C at 10⁻⁶ Torr

Vacuum Deposited Lumigen Coating



LUMIGEN QE TRANSFER HUBBLE WF/PC II



QE: FRONTSIDE vs BACKSIDE Illumination



QE Boosting: Thinning for backside illumination



HUBBLE BACKSIDE ILLUMINATED CCD





QE Boosting: Accumulation layer for BSI



Need to avoid charge trapping at backside surface Accumulation layer added to force electrons toward depletion region

Part 4

CHARGE COLLECTION

PIXEL PROBLEM AREAS

PIXEL INTEGRATION MTF RELATED TO APERTURE SAMPLING

PIXEL DIFFUSION MTF REGIONS IN THE PIXEL THAT ARE FIELD FREE

PIXEL CTE AND IMAGE LAG MTF IMAGE SMEAR DUE TO INCOMPLETE TRANSFER OF CHARGE

MODULATION TRANSFER FUNCTION





MODULATION TRANSFER FUNCTION

 $MTF_{i} = SINC (\pi f \Delta P / 2f_{n}d)$

Where: MTF_i = Integration MTF f = spatial frequency of image ΔP = Pixel Aperture Opening d = Pixel Pitch f_n = Nyquist frequency

MODULATION TRANSFER FUNCTION



CONTRAST



SLANT BAR TARGET (used for MTF measurements)







Aliasing



Like when you see a striped shirt on TV

CHARGE DIFFUSION MTF

Charge generated in field free region may wind up in wrong pixel: diffuses randomly through device layer (epi or bulk substrate)

Images can be smeared depending on how much of the signal was generated in field free region

Depth of photon penetration is wavelength dependent: MTF will exhibit same dependency

Frontside illuminated: longer wavelengths may interact in field free region





400nm light: Little charge diffusion High Diffusion MTF



900nm light Significant charge diffusion Low Diffusion MTF

CHARGE DIFFUSION

Charge can easily wind up in wrong pixel if generated in field free region





400nm light: Little charge diffusion High Diffusion MTF



900nm light Significant charge diffusion Low Diffusion MTF

DIFFUSION MTF vs FIELD FREE SILICON BACKSIDE ILLUMINATION



Since light penetrates from backside, depletion region is deep in substrate: Long wavelength light penetrates to depletion region: high MTF with long wavelength

Short wavelength light may interact in field free region close to backside surface: poor MTF

BSI MTF @ long wavelength & degrades @ short wavelengths

Part 5

CHARGE TRANSFER

CHARGE TRANSFER (Both CCD & 4T + CMOS)



X-RAY Analysis

USES....

e- / DN CALIBRATION

ABSOLUTE CHARGE TRANSFER EFFICIENCY (CTE)

CHARGE COLLECTION EFFICIENCY (POINT SPREAD)

X-RAY STANDARD

Iron-55

Mn x-ray emitter

1617 e- / x-ray

13 e- rms (Fano noise)

Electron cloud diameter < 1 micron

X-RAY INTERACTION



X-RAY FLAT FIELD SET UP



DIFFUSION vs TRANSIT TIME



POINT SPREAD CHARGE DIFFUSION



X-RAY ABSORPTION LENGTH



X-RAY EVENT IMAGE


X-RAY EVENT ROW STACKING



ABSOLUTE CTE MEASUREMENT



CCD CTE PROBLEMS (SILICON)



CCD CTE PROBLEMS (TRAPS)



3/13/2019

Part 6

CHARGE MEASUREMENT

OUTPUT AMPLIFIER





Part 6 NOISE TYPES

Shot Noise



4000 A < λ < 10,000 A , e⁻ = 1
1 A < λ < 1000 A , e⁻ = eV/ 3.65 eV/e-

Quantum Yield



PHOTON STATISTICS



PHOTON STATISTICS



SHOT NOISE

 $\sigma_{\text{SHOT}}(\text{photons}) = (P)^{\frac{1}{2}} \qquad (\text{photons})$ Shot noise of photons interacting with silicon in photon units: $\sigma_{\text{SHOT}}(\text{photons}) = (P_I)^{\frac{1}{2}} \qquad (\text{photons})$ In electron units: $\sigma_{\text{SHOT}}(e^{-}) = \eta_i (P_I)^{\frac{1}{2}} = (\eta_i^2 * S(e^{-})/\eta_i)^{\frac{1}{2}} = (\eta_i * S(e^{-}))^{\frac{1}{2}} \qquad (\text{electrons})$ $S(e^{-}) = \eta_i P_I$ $P_I = S(e^{-})/\eta_i$ where

$$\sigma_{SHOT}(e-) = shot noise (rms e-)$$

 $\eta_i = quantum yield (e-/interacting photon)$
 $P_I= interacting photons/ pixel$
 $S(e-) = signal (e-)$

SNR for Quantum Yield of 1 and for >> 1

Noise
$$(e-) = (\eta_i * S(e-))^{\frac{1}{2}}$$
 (electrons)
SNR = $S(e-) / (\eta_i * S(e-))^{\frac{1}{2}}$ (dimensionless)

For η_i =1 (visible light, silicon)

SNR =
$$S(e-) / (1 * S(e-))^{\frac{1}{2}} = (S(e-))^{\frac{1}{2}}$$
 (dimensionless)

For η_i =1620 (Fe₅₅ Soft Xray in Silicon)

SNR =
$$S(e-)/(1620 * S(e-))^{\frac{1}{2}} = (S(e-)/1620)^{\frac{1}{2}}$$
 (dimensionless)

XRAY and other η_i >1 images are significantly noisier than visible light images

SIGNAL TO NOISE vs QUANTUM YIELD



SIGNAL TO NOISE vs QUANTUM YIELD

Standard Visible Light: Ni = 1 e-/photon



Ni >> 1 e-/photon

Direct X-RAY CCD/CMOS Electron multiplying -CCD/EM-CMOS and EM films, all suffer from this shot noise limitation issue

Read Noise



- READ NOISE (rms e-) REPRESENTS THE "UNCERTAINTY" IN MEASURING PIXEL CHARGE
- CHARGE GENERATION, COLLECTION AND TRANSFER CAN BE NOISELESS PROCESSES. SIGNAL PROCESSING CAN ALSO BE A NOISELESS PROCESS
- THE SOURCE FOLLOWER AMPLIFIER IS THE ONLY FUNDAMENTAL NOISE SOURCE

OUTPUT AMPLIFIER NOISE SOURCES



SF FLICKER AND WHITE NOISE DEPENDENT ON MOSFET SIZE AND BIAS CURRENT (THE LARGER THE BETTER)

Fixed Pattern Noise

Same Signal Level: Shot Noise vs Fixed Pattern Noise



Each pixel has slightly different light response leading to FPN

SHOT NOISE

5 % FIXED PATTERN NOISE

Optical FPN



Image of white/featureless background Shows Optical FPN and Sensor FPN along with dust particles

? X

300

2500

Settings Export

💶 🗖 🔀 🐒 Line Prot

Line

Minimum

26226 -----

500

• (24, 20)(2124, 2071)

Maximum

42814

1000 1500 2000 Pixel Location Along X

? ×

2 2 Medium 💌

pdate >>

FLAT FIELDING removes FPN

RAW



CORRECTED



Reset Noise

CORRELATED DOUBLE SAMPLER (CDS): Practical Reset Noise Removal for CCD



3T Pixel cannot remove Reset Noise: Charge Transfer Pixel can



PIXEL TIMING

4T Pixel used in progressive scan



Correlated signal processing

Global reset photo region and sense node A row at time, sample, digitize and store the reset levels for each pixel Integrate and expose

First row

Reset sense node

Transfer charge from photo region to sense node

Sample, digitize and store the video levels for each pixel

Second row. . etc.

Reset sense node

Transfer charge from photo region to sense node

Sample, digitize and store the video levels for each pixel

Difference the reset and video levels by computer

To multiplexer & pipelined A/D subsystem

Dark Noise

THERMAL DARK CURRENT



DARK CURRENT EQUATION

$$D = 2.5 \times 10^{15} P_S N_{DC} T^{1.5} e^{-E_g/(2kT)}$$

D = (e-/sec/pixel) $P_{s} = pixel size (cm²)$ $N_{DC} = dark current figure of merit (nA/cm²)$ T = operating temperature (K) k = Boltzmann's constant (8.62 x 10⁻⁵) (eV/K) $E_{g} = silicon band-gap energy (eV) where:$

$$E_g = 1.11557 - \frac{7.021 \times 10^{-4} T^2}{1108 + T}$$
 (eV

DARK CURRENT NOISE SOURCES

DARK CURRENT SHOT NOISE $D_{SN} = (D(e-) t_I)^{1/2}$ $D_{FPN} = D(e)t_{I}D_{N}$ **DARK CURRENT FPN** $D_{N} = \frac{N_{FPN}(DN)}{S(DN)}$ DARK CURRENT FPN FACTOR $t_i = INTEGRATION TIME$ **D_N IS THE DARK CURRENT FPN FACTOR** ONSET OF DARK FPN = $1/D_N^2$

TYPICAL VARIATION OF DARK CURRENT WITH TEMPERATURE





Image Degraded by Dark Signal NonUniformity (2 MINUTE EXPOSURE)



RAW IMAGE



Blooming

CCD ANTIBLOOMING





Bloomed Anti-Blooming

Anatomy of a Charge Coupled Device (CCD)




CMOS ANTIBLOOMING





CMOS SENSE NODE BLOOMING (CHARGE COUPLED PIXELS)



Quantizing Noise

ADC QUANTIZING NOISE



ADC QUANTIZING NOISE

DEMONSTRATION OF RANDOM NOISE vs. QUANTIZATION INTERVAL TRADE-OFF

NOISE BANDWIDTH = ONE HALF PIXEL RATE



WITHOUT ADDED NOISE



RMS NOISE = 0.2 DN



RMS NOISE = 0.3 DN

SPIE Baltimore April 2019 Crisp SC504

RMS NOISE = 0.4 DN



113

Image Quality vs Bit Depth



Residual Image

Residual Image



Image

5 Minute Dark Immediately following image 5 Minute Dark One hour following image

Residual Image: Charge Trapping Sources

- Epi interface trapping sites
 - Spectral dependence
- Stress-induced trapping sites in lattice from crystal growth process
 - Swirling shapes in darks
- Random bulk defects in crystal lattice
 - No spectral dependence or swirling shapes



Wafer Mapping Example



Careful wafer mapping of where die were on wafer shows circular trap distribution indicating related to crystal growth process Kodak KAF16803



ON-Semi KAF16803



Kodak KAF3200

Light-Flooded Dark Images reveal nonuniform trapping site distribution

Silicon Boule Manufacturing (Czochralski Process)



High Energy Particles

COSMIC RAYS - SOLAR PARTICLES

Random Radiaton hits are common with long exposures & non-terrestrial imaging

If image target is non-changing (ie Astronomical), combining multiple images using sigmareject algorithm can eliminate random hits

If sensor has RBI/Charge Trapping issues, radiation hits may accumulate via trapping & decay slowly for cooled sensors



COSMIC RAYS - SOLAR PARTICLES



RADIATION INDUCED DARK CURRENT SPIKES



GALILEO BEFORE LAUNCH AFTER 1.5 YEARS IN SPACE

Amplifier Luminescence

Amplifier Luminescence



From

Horiz

CCD

Shift

Generic Amplifier Luminescence Considerations

MOSFET in Pinchoff (saturation) Regime





Fig. 1. Photon emission rate (dashed curve) and substrate current (solid curve) as a function of gate bias at $V_{DS} = 1.3$ V.

Saturation regime: VDS > (VGS - VT)







3/13/2019

CMOS LUMINESCENCE



CMOS LUMINESCENCE



CMOS LUMINESCENCE



3/13/2019

System Noise

SYSTEM NOISE



Low noise at low speed readout

Part 7 Performance Measurement

Signal to Noise Ratio (SNR)

SIGNAL-TO-NOISE



S/N =7.0 5.0 4.0 3.0 2.0 1.4 1.0 ∞

SIGNAL-TO-NOISE



1 e- IMAGERY



1 e- SIGNAL 1 e- SHOT NOISE 0 e- READ NOISE



1 e- SIGNAL 1 e- SHOT NOISE 1 e- READ NOISE

How do we measure performance?

- Need objective method to assess sensor performance
- Quantify sensor performance using theory and graphical methods
- Plot noise versus signal for basic measurements

FLAT FIELD S/N TRANSFER CURVES

• PHOTON TRANSFER

NOISE VERSUS SIGNAL

• LUX TRANSFER

S/N VERSUS ABSOLUTE LIGHT LEVEL

PHOTON TRANSFER NOISE REGIMES

Total Noise (e^{-}) = ($RN^{2} + SN^{2} + FPN^{2}$)^{1/2}

RN = Read Noise (rms e⁻)

SN = Shot Noise (rms e^{-}) = (Signal (e^{-}))^{1/2}

FPN = Fixed Pattern Noise (rms e⁻)
= P_N x Signal (e-)
P_N = Pixel Nonuniformity Factor

PHOTON TRANSFER CURVE (TOTAL NOISE)



SIGNAL-TO-NOISE REGIMES

READ NOISE REGIME

S/N= SIGNAL / READ NOISE

SHOT NOISE REGIME

S/N = SIGNAL / SHOT NOISE = SIGNAL / SIGNAL^{1/2} = SIGNAL^{1/2}

FIXED PATTERN NOISE (FPN) REGIME

 $S/N = SIGNAL / FPN = 1 / P_N$

WHERE $P_N = FPN / SIGNAL$ (SLOPE 1... APPROXIMATELY 1%)

FPN (e^{-}) = $P_N \times S(e^{-})$

ONSET OF FPN (e^{-}) = 1 / P_{N}^{2}

(APPROXIMATELY 10,000 e-)

PHOTON TRANSFER DATA COLLECTION (FOR SHOT NOISE LIMITED RESPONSE)



- Signal(DN) = Average Signal Level of a Sub-array of Pixels
- Noise=Standard Deviation of Differenced Frames / 2^{1/2}

PHOTON TRANSFER CURVE DN units


PHOTON TRANSFER CURVE Electron units





Normally you cool sensor or limit exposure to avoid any significant dark signal

DYNAMIC RANGE



DYNAMIC RANGE:

FULL WELL / READ NOISE Measured from PTC



DARK PHOTON TRANSFER



Dark Spikes vs Temperature









Flat Fielding

Flat Fielding for FPN Removal

CORRECTED



Sensor FPN removal



3/13/2019

RAW

The flat fielding operation

The flat fielding operation consists of dividing, pixel by pixel, the raw image by a flat field image. The corrected ith pixel of an image that has been flat-fielded is expressed as:

$$\begin{split} \mathbf{S}_{\mathrm{COR}_{i}} &= \mu_{\mathrm{FF}} \frac{\mathbf{S}_{\mathrm{RAW}_{i}}}{\mathbf{S}_{\mathrm{FF}_{i}}} \end{split} \tag{1} \\ \mathbf{S}_{\mathrm{COR}_{i}} &= \mathrm{corrected signal} \\ \mathbf{S}_{\mathrm{FF}_{i}} &= \mathrm{signal} \ \mathrm{in} \ \mathrm{flat} \ \mathrm{field} \\ \mathbf{S}_{\mathrm{RAW}_{i}} &= \mathrm{signal} \ \mathrm{in} \ \mathrm{raw} \ \mathrm{image} \\ \mu_{\mathrm{FF}} &= \mathrm{average} \ \mathrm{signal} \ \mathrm{level} \ \mathrm{in} \ \mathrm{flat} \ \mathrm{field} \end{split}$$

Noise in a flat-fielded image

In order to test the efficacy of the flat-fielding operation, we need to know the noise of this corrected image. We now seek the equation for the noise of the corrected image in terms of the signal level in the flat field and the raw images.

Since the noise of the corrected image is simply the square root of the variance of the image we can calculate the variance.

The corrected image is a function of two variables, the raw signal and the flat field signal. To calculate the variance of a function of two variables where the variables are uncorrelated, we use the simplified propagation of errors formula:

$$\sigma_{\rm Q}^2 = \sigma_{\rm x}^2 \left(\frac{\partial \rm Q}{\partial \rm x}\right)^2 + \sigma_{\rm y}^2 \left(\frac{\partial \rm Q}{\partial \rm y}\right)^2$$

(2)

Noise in a flat-fielded image cont'd

Applying (2) to (1) and including a read noise term for a practical system we get

$$\sigma_{\text{COR}}^2 = \sigma_{\text{FF-shot}}^2 \left(\frac{\partial S_{\text{COR}}}{\partial S_{\text{FF}}}\right)^2 + \sigma_{\text{RAW-shot}}^2 \left(\frac{\partial S_{\text{COR}}}{\partial S_{\text{RAW}}}\right)^2 + \sigma_{\text{READ}}^2$$
(3)

Performing the differentiation and doing a lot of manipulation while substituting

$$\sigma^{2}_{FF-shot} = S_{FF}$$

$$\sigma^{2}_{RAW-shot} = S_{RAW}$$
equation (3) simplifies to
$$\sigma^{2}_{COR} = S_{RAW} \left(1 + \frac{S_{RAW}}{S_{FF}} \right) + \sigma^{2}_{READ}$$
(4)

SPIE Baltimore April 2019 Crisp SC504

How it works

$$\sigma_{\rm COR}^2 = S_{\rm RAW} \left(1 + \frac{S_{\rm RAW}}{S_{\rm FF}} \right) + \sigma_{\rm READ}^2$$
(4)

so long as $S_{FF} >> S_{RAW}$ equation (4) reduces to

$$\sigma_{\rm COR}^2 = {\bf S}_{\rm RAW} + \sigma_{\rm READ}^2$$

which is shot noise limited when $S_{RAW} > \sigma_{READ}^2$

indicating the Fixed Pattern Noise is completely removed thereby meeting our goal

One remaining issue related to finite well depth

Unfortunately with a finite well depth the inequality $S_{FF} >> S_{RAW}$ cannot always be guaranteed when using a single flat field frame to calibrate a raw image containing a high signal level. A solution can be found by averaging N_{FF} frames of signal level S_{FF}

$$\sigma_{\rm COR}^2 = \mathbf{S}_{\rm RAW} \left(1 + \frac{\mathbf{S}_{\rm RAW}}{\mathbf{N}_{\rm FF} \mathbf{S}_{\rm FF}} \right) + \sigma_{\rm READ}^2$$
(5)

Solving the finite well depth issue

Since any arbitrary number of flat field images can be combined together, it is a simple matter to guarantee $N_{FF}S_{FF} >> S_{RAW}$ by selecting an appropriate value of N_{FF} and S_{FF} such that (5) simplifies to

$$\sigma_{\rm COR}^2 = S_{\rm RAW} + \sigma_{\rm READ}^2 \tag{6}$$

Taking the square root of each side and substituting descriptive names for the variables (6) transforms into our desired noise equation, which is free of the SNR-limiting FPN term

$$Noise_{IMAGE} = \sqrt{Signal + Read_noise^2}$$

Total Signal Level for "breakeven"

- When a flat is used to flat-field another flat of equal signal level, the shot noise in the resulting image is increased by SQRT(2)
- If the noise (electron units) of the flat-fielded image is set to be equal to the noise of the non-flat-fielded image the "breakeven" level of signal (electrons) in the flat field dataset is determined in terms of PRNU (see next page):
 - For the dataset used for the master flat, we can determine the minimum amount of signal needed to prevent increasing the noise after flat-fielding
 - If the signal is less than this minimum, flat-fielding will increase the noise in the image: this is counter to the purpose of flat-fielding



This says that as PRNU increases, the minimum number of electrons needed in the flat field set to avoid increasing noise, drops.

Ie: the noisier is the raw image, so the noisier can be the flat without increasing the noise in the calibrated image

Flat Field PTC, PRNU = 1%



FLAT FIELDING





Before/after Despiking & Flat-fielding



QE Transfer

CCD AS PHOTO DIODE



QUANTUM EFFICIENCY (QE) TRANSFER



PHOTON STANDARD (calibrated photodiode)



QE Curve



Binning / on-chip summation

ON CHIP PIXEL SUMMATION



Analyzing / Optimizing Images with Modulation

Analysis of Images with Modulation

An image with modulation can be analyzed using the noise equation, by treating the RMS modulation as another noise term:

 $\delta_{total} = SQRT(\delta_{modulation}^{2} + Read_noise^{2} + Shot_noise^{2} + fixed_pattern_noise^{2} + Dark_fixed_pattern_noise^{2} + Dark_shot_noise^{2})$

If the image to be analyzed has been flat-fielded and the operating temperature is low enough, then the dark and fixed pattern noise terms can be ignored simplifying the equation to:

$$\delta_{total} = \text{SQRT}(\delta_{modulation}^2 + Read_noise^2 + Shot_noise^2)$$

Images with Modulation

Mathematically the modulation, $\delta_{modulation}$, is modeled the same as fixed pattern noise, hence the value of the modulation is proportional to the average signal level. In this case instead of PRNU for FPN analysis a different constant, M_I is used.

For the analysis, the Modulation, $\delta_{modulation}$, is decomposed into a modulation constant, M_I , and an equivalent flat-field image with a signal level equal to the average value of the modulated image. The modulation constant, M_I , can be thought of like PRNU: the resulting modulation is proportional to signal level and this constant

 $\delta_{modulation} = M_I * Equivalent_flatfield_average_signal$

In general each feature in the image will have a different M_I and it is the variation of the M_I across the image that gives the image its appearance.

Making a Modulation PTC: Data Collection / Reduction



Calculating the SNR

The SNR of a modulated image is calculated by using the M_I factor multiplied by the SNR of a flat field image of the same average signal level:

 $SNR_{modulated image} = M_I * SNR_{Equivalent FF}$

The total noise of the equivalent flat-field is equal to the shot noise of the flat field of that signal level: Noise = SQRT(Flat-Field Signal level) SNR = (Flat-Field Signal level)/SQRT(Flat-Field Signal level)

SNR = SQRT(Flat-Field Signal level)

So in our example, the Signal Level for the Equivalent Flat-Field was 12,626.913DN – 1950DN of offset, making the SNR of the equivalent flat-field:

```
SQRT(12,626.913-1950) = 103.32
```

So with an M_I = 78.5% we get a final SNR for the modulated image region of: $SNR_{image-region} = 0.785*103.32=81.19$ This is the calculation method that will be used for creating the curves that follow

IMAGE SIGNAL TO NOISE



IMAGE SIGNAL TO NOISE



3/13/2019

Modulation / Flat Field PTC



MODULATION AND FLAT FIELD PTC


PART 8 CMOS IMAGE SENSOR: MAJOR PERFORMANCE DIFFERENCES VS CCD

CMOS: OFTEN LOWER READ NOISE THAN CCD

OUTPUT AMPLIFIER NOISE SOURCES



SF WHITE NOISE= THERMAL ELECTRON MOTION // WITHIN SOURCE FOLLOWER CHANNEL



SF FLICKER AND WHITE NOISE DEPENDENT ON MOSFET SIZE AND BIAS CURRENT (DECREASE WITH AMP SIZE) Source follower for CCD drives the off-chip load: **needs a big transistor**

Trapping sites under large area gate electrode of source follower determine 1/F noise for CCD S-F. Large geometry transistor has many sites: behave as continuum of trappingdetrapping

Source follower for CMOS is in each pixel and drives small on-chip load: <u>uses tiny transistor</u>

For CMOS, tiny S-F transistor has only small # trapping sites: lower noise & looks like discrete events (called RTS: Random Telegraph Signal)

READ NOISE = 7.5 e* rms READ NOISE = 0.97 e* rms READ NOISE = 0.97 e* rms



COMMON CMOS PIXEL ARCHITECTURES



4 Transistor DCDS possible (noise compensation) Image Lag Lower fill factor



3 Transistor No DCDS No Image Lag Higher fill factor



On Chip Binning not feasible with this array design Amplifier / ADC per column is possible Can get very fast frame readout rates vs CCD, ie > 1000 frames/sec Can you store that much data? (<u>16Mpix * 1000 f/s</u> = 16Gigapixels/sec * 16bits/pix = <u>32Gbytes/sec</u>)

How many pins do you want and how much power is OK?

Many other architectures / features possible Depending on pixel/array design (global snap shutter, A/D per pixel for HDR etc)

CMOS IMAGE LAG



Looks like CCD Residual Image but caused by different mechanism

IMAGE LAG



CMOS OFFSET & RESET FPN



For most CMOS sensors, each pixel in a has its own amplifier The offset value of each pixel amplifier is a little different resulting in pixel to pixel offset FPN.

This can be removed on-chip depending on IC architecture (DCDS, digital correlated double sampling)

CCD usually has 1 to 4 amplifiers only and off-chip CDS circuits are used

RANDOM TELEGRAPH SIGNAL AND FLICKER NOISE



RTS NOISE IMAGE



Ultimately RTS noise sets the noise floor for CMOS

V/e- NONLINEARITY





CMOS: V/E NON-LINEARITY & FLAT FIELDING



CMOS: V/E NON-LINEARITY: REMNANT FPN



less flat fielding is effective in presence of V/enonlinearity For larger values of PRNU (ie lens cos^4 rolloff), flat fielding may not be 100% effective



CMOS: V/E NON-LINEARITY: FLAT/SIGNAL DEPENDENT REMNANT FPN



Imperfect flat fielding is the net result



>10% Lens shading/rolloff is not unusual for wide FOV – big sensor combo

SUMMARY

CMOS often has lower read noise than CCD

- Source follower noise is lower because transistor geometry is smaller
- Lower noise with equal QE results in less time to given SNR target

CMOS Sensors can be read at very high speed

- One or two Amplifiers & A/D per column is feasible for ultra fast frame rates (> 1000 frames/sec)
- Very difficult to store the high bandwidth data (32GByte/sec = 1000 frames sec of a 16 megapixel sensor with 16 bits/pixel)

Some CMOS pixel architectures suffer from image lag

- Reminds you of RBI but is a different mechanism
- Can be especially bad in high frame rate video applications

Some CMOS noise sources behave differently than CCD

- · Each pixel has its own amplifier with its own offset and noise characteristics
 - Reset Noise
 - Offset FPN
 - Reset and Offset FPN can be corrected on-chip, depending on architecture
- RTS noise (ultimate noise floor)

CMOS nonlinearities can be more severe than CCD

- V/e- more severe vs CCD and that causes FPN to not be fully removed by flat fielding
- Can cause visible artifacts with as little as 10% lens intensity rolloff & high signal levels

Part 9 Manufacturing

Manufacturing Issues

- Wafer Fab processes
 - Starting material: high resistivity epi or high resistivity wafers
 - Photolithography: maximum die size vs litho tool's FOV, stitched reticles & wafer size
 - Doping profiles versus logic (high resistivity device layer vs low)
 - Want deep depletion regions for good QE and MTF
 - No need for ultra small transistors (light doesn't scale)
 - Nice to have copper metallization vs Al to minimize interconnect/dielectric stack height (~65nm node)
- Backside Illumination
 - Thinning
 - Accumulation layer
- Die Stacking
 - Separate photosensing layer vs readout IC
 - Potential for compound semiconductor sensing layer (SWIR sensing)
 - Logic process vs photodiode process
 - Smallest possible footprint: set by photodiode array
 - Bumped surfaces vs TSV?
 - Include memory (DRAM) in stack?
 - Three die stack, with buffer DRAM
 - High speed Rolling Shutter: minimize tearing
 - Very high speed for slow motion
 - Fill DRAM fast then readout at link speed

Starting Material



COMMERCIAL CMOS SILICON (Fe-55 X-RAY)

Starting material / epi resistivity

3/13/2019

At what wavelength is it OK to sacrifice MTF?

ΡΗΟΤΟΝ ABSORΡΤΙΟΝ DEPTH (μm)







10³ DEEP DEPLETION REGION DEPTH, µm DEPLETION **10**² **3.3V** 940 nm **10**¹ 1.5 V 640 nm **0.5**V **10**⁰ 500 nm 400 nm **10**⁻¹ **10**¹ **10**² **10**³ **10**⁴ **10**⁵ 1

> SPIE Baltimore April 2019 Crisp SC504 EPI RESITIVITY, ohm-cm

Fe- 55 X-RAY EVENTS





10 ohm-cm

Note large number of split events

MINIMAL ARRAY Fe- 55 15 μm EPI (30,000 ohm-cm) 8 um

PIXELS

Wafer Starting Material: Czochralski, Float Zone, EPI?

High resistivity silicon is defined as monocrystalline silicon having a bulk resistivity larger than 1 k Ω cm. Although Czochralski grown monocrystalline silicon is often specified up to 1.5 k Ω cm, Float Zone grown monocrystalline silicon is the only growth technology that is able to have bulk resistivities above 1 k Ω cm with good tolerance control of the resistivity along the ingot from where the silicon wafers is sliced. Topsil manufactures and sells Float Zone grown high resistivity silicon (HiResTM) with bulk resistivities approaching 70 k Ω cm. Furthermore, the company's properiatory knowledge of keeping the radial resistivity variation low makes Topsil high resistivity ingots and wafers excellent candidates for future GHz & THz technologies based on silicon.



3/13/2019 Czochralski (cheapest)



Float Zone (ultra pure)





Epi more immune to radiation hits



Epitaxy

Epitaxial Silicon Deposition

HIGH RESITIVITY EPI SILICON



HIGH RESITIVITY EPI SILICON



HIGH RESITIVITY EPI SILICON



Lithography

Lithography

- Possible to make a single big chip per wafer up to 150 mm wafer size
 - Industry used "Projection" printers: illuminates entire wafer with a single exposure flash
- When industry switched to 200 mm and later to 300 mm wafers, they switched lithography tools to "Steppers" and "Scanners"
 - These tools use multiple exposure flashes per masking layer
 - They Step and Scan/Repeat across the wafer exposing at each stop
 - The "reticle" printed at each step is of limited size (25 x 25 mm is common)
 - Only feasible way to make a big die is to use "stitched" reticle (ie 2x2 mosaic)
 - 4x the # of expensive photomasks needed
 - ¼ the wafer fab throughput
- Big CCDs are still built using 150 mm wafers and projection printers
- Most CMOS sensors are made on 200 mm or 300 mm wafers and therefore usually have a limit of about 25 x 25 mm maximum reticle (cluster of die) size

Lithography



Figure 6. Cobilt CA 3000 (1978)

A larger, final evolution of the Micralign is shown in Figure 7. This system, commercialized in 1984, had no fold mirrors, but an annular field large enough to sweep out a 6" wafer



Figure 7. Perkin Elmer Micralign 500 (1984)

Several other approaches to 1:1 printing were attempted with varying degrees of success. The Micralign systems were ultimately limited by overlay, primarily because there were few practical methods to compensate overlay errors over a large wafer. In 1976, Bell Laboratories developed several prototypes of a 2-dimensional Scanning Projection Printer (SPP) as shown in Figure 8.



Figure 8. Bell Labs 1:1 Scanning projection printer (1976)

Various projection systems

3.2. High-NA step-and-scan reduction lithography: 1990-2004

Demand for still-higher resolution and throughput drove lithography tool makers to further enlarge the image field by stepping and scanning the image. Scanning afforded the opportunity to increase image field coverage without increasing the natural field size of the lens. In 1990, Perkin Elmer introduced the first step-and-scan system, the Micrascan I¹⁰ This system had an annular image field, but a complex optical system with many folds, as shown in Figure 11. This system was very difficult to manufacture. Three years later, the system was replaced by the SVGL Micrascan II, shown in Figure 12. The MS-II design was a more manufacturable folded catadioptric design that enabled scanning a narrow, rectangular strip image which reduced the throughput loss from over-scanning an annular image field. Multiple generations of the Micrascan are summarized in Table 2 and reference 11.



Table 2. Evolution of PE/SVGL Micrascan step-and-scan systems (1990 - 2003)

Year	Model	Image Area (mm x mm)	λ (nm)	NA	CD _{min} (nm)	N
1990	MS-I	22mm x 32mm - Annular	250 lamp	0.35	350	$5.6 \ge 10^9$
1993	MS-II	26mm x 50mm - Strip	250 lamp	0.50	250	$2.1 \ge 10^{10}$
1997	MS-III	26mm x 50mm - Strip	248 KrF	0.60	200	3.2×10^{10}
2001	MS-V	26mm x 50mm - Strip	193 ArF	0.75	130	$7.7 \ge 10^{10}$
2003	MS-VII	26mm x 50mm - Strip	157 F ₂	0.75	100	$1.3 \ge 10^{11}$

Various Stepper & Stepper/Scanner Systems



Figure 13. Nikon lithography lenses

Table 3

Year	Image Area (mm x mm)	λ (nm)	NA	CD _{min} (nm)	N
1982	15mm x 15mm - Stepper	436 lamp	0.30	1200	$1.6 \ge 10^8$
1989	15mm x 15mm - Stepper	435 lamp	0.54	660	5.2×10^{8}
1993	22mm x 22mm - Stepper	365 lamp	0.57	450	2.4×10^{9}
1999	26mm x 32mm - Scanner	248 KrF	0.68	200	$2.1 \ge 10^{10}$
2004	26mm x 32mm - Scanner	193 ArF	0.85	82	1.2×10^{11}

3.3. Ultra-high NA and immersion imaging (2003 - Present)

In early 2000, lithography faced an even greater challenge keeping up with Moore's Law. Both 157nm and 193nm wavelengths were being developed along with other optical and non-optical approaches with no obvious long-term choice. By 2003, 157nm was written off as an impractical next step in optical lithography after 193nm. Optical lithography demonstrated tremendous staying power and accumulated an enormous investment in its supporting infrastructure and technologies. Besides advancements in wavelength and numerical aperture, further resolution improvements have come about as a result of improved mask, wafer and process integration that allow lithography systems to operate at smaller values of k_1 . Figure 14 illustrates the progress in exploiting optical lithography at lower k_1 values over a period of nearly 15 years¹⁵. The cross-features with their overlayed aerial images to the right of the Figure show the impact on the aerial image when the cross feature is printed, at that particular k1 value, without compensation or resolution extension techniques.



Figure 16. 193nm lens evolution at Carl Zeiss

Table 4. Parameters of Zeiss Lens

Model	900	1100	1200	1400	1700	1900
Node, CD _{min}	130	100	80	65	50	45
NA	.63	.75	.85	.93	1.20	1.35
k ₁ Factor	.42	.39	.35	.31	.31	.31
N	4.9 x 10 ¹⁰	8.3 x 10 ¹⁰	1.3×10^{11}	2.0×10^{11}	3.3×10^{11}	4.1×10^{11}

Various Stepper & Stepper/Scanner Lenses

Projection/Scanner vs Stepper/Scanner



Projection/Scanner Printer, 100 mm wafer Up to & including 150mm diameter wafers



Stepper/Scanner 200 mm wafer 200mm & 300mm diameter wafers

3/13/2019

CINEMA CCD

below).

\$ª ___

16 output amplifiers

intended to replace photographic film used in

cinematic moving picture

Cinema CCD were later

RETICON fabricated

Microlenses

Real world challenge: Getting light to the pixel



Microlenses to the rescue?

 Used to concentrate and redirect light onto photosensitive region of pixel



Microlens Application Problems



micro le

Obscuration, scattering

Source: Pain



Pixel Vignetting:

QE reduction off axis by frontside wiring "optical tunnel"





QE reduction degrades SNR for off-axis portions of image

Microlens design: Energy flow analysis for small pixels

Used to concentrate and redirect light onto photosensitive region of pixel



Microlens challenges: sub 2 micron pixels



FSI pixels working schematic



No xtalk from diffusion for the Blue Low level of xtalk for the Green Medium level of xtalk for the Red

Even if we have low level of signal \rightarrow The poor collection on the rear side of the photodiode \rightarrow color xtalk which is already a concern for FSI ...

STMicroelectronics

Source: Roy

For Frontside Illumination:

Red light penetrates deepest: has worst diffusion MTF/ Crosstalk

Backside Illumination
Fixing the Optical Tunnel with BSI





BSI Manufacturing Issues

- Thinning / handling the wafer
- Dark Current control
- Backside surface trapping prevention
- Packaging
- TSV stacking with other die?
- Microlens / Color Filter Array

BACKSIDE ILLUMINATED CMOS



QE PINNING



SELF ACCUMULATION



ION IMPLANTATION



BACKSIDE IMPLANTATION ISSUES

IMPLANT MUST BE HIGH DOSE AND VERY SHALLOW FOR HIGH BACKSIDE FIELD AND NEGLIGIBLE RECOMBINATION.

IMPLANT PROFILE MUST BE MAXIMUM AT THE IMMEDIATE SURFACE. ADDITIONAL THINNING MAY BE REQUIRED TO REMOVE LEADING EDGE OF THE IMPLANT PROFILE.

IMPLANT MUST BE ACTIVATED TO ELIMINATE BULK STATE TRAPS WHICH LEAD TO LOW QE AND HIGH DARK CURRENT. e.g., LASER ANNEALING, RAPID THERMAL ANNEAL, GLOBAL ANNEALING USING REFRACTORY METALS.

IMPLANT ANNEALING IS A TRIAL AND ERROR INTENSIVE AND TYPICALLY NOT A REPRODUCABLE PROCESS.

VERY LOW ENERGY IMPLANT IS REQUIRED TO DUPLICATE PASSIVE ACCUMULATION APPROACHES. NATIVE OXIDE THICKNESS MUST BE KNOW ACCURATELY. ACTIVATION DIFFUSES IMPLANT.

TYPICALLY DOES NOT REACH THE QE PINNED CONDITION AND EXHIBITS BACKSIDE DARK CURRENT.

MANY GROUPS HAVE TRADED ION IMPLANTATION TO PASSIVE ACCUMULATION TECHNIQUES.

ION IMPLANTATION



DELTA DOPING

CONSIDERED TO BE THE BEST ACCUMULATION APPROACH AVAILABLE





3/13/2019



Image Height

Empowering Innovation

Advanced Camera Module Technology

BSI + TSV-CSP technology integration realize • True chip size CSP solution

Compact camera module through integration with wafer level lens

ition	and the second	
ligh		
llens		
1 10110		
CM		5

Smart camera module by 3D CCM + DSP stacking



1.75um FSI vs BSI Performance

- Quantum Efficiency: 40-60% improvement for BSI vs. FSI
- Crosstalk: 30-80% improvement for BSI vs. FSI



Future Trend-Gradient CML



tsmo

Security C – ISMC Secret

Different ML height and shifting arrangement based on CRA
Combined ML shifting and gradient height ML for shading optimization



Multi Die Stacking



HYBRID ARRAYS: CMOS TO CMOS



↑ CMOS pixel array CMOS ROIC array voltage compatible.

↑ CMOS pixel array is fabricated independently from ROIC array (allowing pixel optimization and isolation).

↑ Sparse bumping can take place within the array for vertical integration.

- ↑ Tolerant to high-energy radiation sources.
- ↑ Very high resolution ultra high speed operation.
- ↑ Read noise independent of array size or frame rate.
- ↑ Low power / compact sensor designs.
- \downarrow High cost for custom pixel CMOS processing.

TSV (Sony, Huruta et al, ISSCC 2017)





Architecture





Benefit: very rapid readout using many parallel channels transferring directly to DRAM



1/30 sec readout (progressive scan)



1/120 sec readout (progressive scan)

4x faster

But only for short bursts: not sustainable

Super Slow Motion (960 F/s)



Maximum # frames in burst limited by DRAM capacity

Cross Sections



Pixel array

DRAM + row drivers Source: Sony/ISSCC





3/13/2019

SPIE Baltimore April 2019 Crisp SC504

Image processor

Insights

DAC

Part 10: CMOS Pixel Scaling

- Q: How small can pixels be and what limits them?
- A: How good of an image do you want?



Key issues for cellphone application

- <u>Number one problem</u> is getting enough photons to the image sensor considering:
 - Overall module size
 - Limits image sensor photosensitive area
 - Exposure parameters
 - Max integration time, minimum lux
 - Imaging Optics
 - F#, magnification



Source: Sony

- You must trade-off:
 - Signal to Noise ("SNR") vs Resolution
 - Resolution, Pixel size = Less signal (photons) per pixel
 - ____ Lower SNR

Fixed sensor die size:

Pixels must shrink for higher resolution cameras



240

Delivering Light to the Sensor

Pixel Geometry: How many photons is your pixel receiving?



Pixel Size, System Noise Impact



Pixel Size Impact

MAXIMUM IMAGE S/N



Delivering photons to the sensor: the impact of Imaging Lens F# and magnification



F#, system noise impact





(1) W. J. Smith, *Modern Optical Engineering*, McGraw-Hill, New York, 1966, pp. 135 – 139.

⁽²⁾ J. W. Goodman, *Introduction to Fourier Optics*, McGraw-Hill, New York, 1968, pp. 63 – 66.

⁽³⁾ M. Born and E. Wolf, *Principles of Optics*, Pergamon Press, 5th Edition, Oxford, 1975, pp. 394 – 398.

Optics and the Airy Disk: Focal ratio: Sets spot size for diffraction limited optics



OPTIMUM PIXEL SIZE



Optical Q Parameter

Definitions

- Optical Q parameter is useful in quantifying spatial sampling of system optical blur
 - Specifies ratio of optical blur diameter to the pixel pitch (or pixel size)

•
$$\mathbf{Q} \equiv \frac{\overline{\lambda} f \#}{\mathbf{x}_{p}} = \frac{\overline{\lambda} e f \ell}{\mathbf{x}_{p} D_{op}} = \frac{2 f_{n}}{f_{co}}$$

where

$$f\# = \frac{ef\ell}{D_{op}}; \ f_n = \frac{1}{2x_p}; \ f_{co} = \frac{1}{\overline{\lambda}f\#}$$

- $\beta \equiv$ number of detector widths that fit inside first zero of optical Airy pattern

Q	β	f _n /f _{co}	EE	Interpretation
0.5	1.22	0.25	0.88	Optical blur under sampled by 4 $ imes$
1.0	2.44	0.50	0.50	Optical blur under sampled by 2 $ imes$
1.5	3.66	0.75	0.31	Optical blur under sampled by 1.3 $ imes$
2.0	4.88	1.00	0.17	Exact Nyquist sampling of optical blur

Note: High fill factor assumed then: $x_p \cong x_{det}$

$\overline{\lambda}$ = center wavelength

- f# = focal ratio
- D_{op} = optical diameter
- $ef \ell$ = effective focal length
- x_p = detector pitch distance
- \mathbf{x}_{det} = detector width
- f_n = spatial frequency at which Nyquist criteria is met
- f_{co} = optical system spatial
- cutoff frequency
- EE = ensquared energy

Session 1 Page 67

0692-96

Session 1

Page 66

0285-03

What changes for color imaging?



"Color Pixel"

Color Masked vs Monochrome Pixels: Optimum spot size, F# must double

Adding color mask to monochrome pixel means sampling unit is 2x the width vs mono, so Airy Diameter must be 2x larger -> make F# for color 2X F# for mono

Pixel size = Airy Diameter/4.88





Why Proper Sampling is important: Aliasing Artifact Example: Color image



Source: Catrysse

Undersampled f/2.8, 3 micron pixel

Undersampled f/8, 3 micron pixel

Proper sampling f/2.8, 1.5 micron pixel

Must properly match F# to pixel size to avoid aliasing artifacts
Imaging optics: MTF impact on image quality



Part 11: Design Problem: Selecting the right Image Sensor for the job

- How bright is target and background?
 - If really dim target:
 - Long (minutes) exposures: cooled sensors. Concern over dark signal: dark shot noise, dark FPN
 - Big pixels collect more light but can mean physically large sensor with corresponding very expensive optics
 - High QE: doubled QE means exposure time cut in half for same SNR target
 - Full frame CCD has highest fill factor, BSI for even higher QE, esp in blue (scattering)
 - CCD typically better choice: big sensors, big pixels, simple wafer fab process & photolithography
 - Charge trapping/residual image concern in full frame CCD
 - Might need light flood protocol (Cassini, Galieo)
 - Concern about increased dark shot noise (extra cooling to compensate

- If really bright target:
 - Concern about saturated pixels
 - Larger pixels have higher well capacity but:
 - Either smaller # pixels for fixed format sensor
 - Larger format sensor
 - Larger illuminated circle: more costly optics
 - Greater distance from rear optical element to focal plane (thicker camera)
 - Very short exposures
 - Prefer electronic shutter: interline CCD, CMOS
 - If motion also present:
 - Global snap shutter CMOS or Interline CCD (global snap shutter)

- Video:
 - Full Frame CCD needs mechanical shutter: not reliable for spaceflight.
 - Frame Transfer CCD can offer Full Frame CCD performance w/o a mechanical shutter, but if exposure time is short compared to frame transfer time, then smearing is a problem
 - Interline CCD can provide short exposures & global shutter with sensitive and large pixels, but still is a serial readout limiting frame rate / pixel count
 - CMOS rolling shutter offers good low light performance (3T pixel) but suffers from distortion with motion video if motion is high compared to scan rate
 - Global snap shutter CMOS avoids distortion but has lower QE (less optically active circuitry/pixel), higher noise (dark signal on storage node, aggravated by LOW frame rate, elevated temperature)
 - BSI CMOS can reduce exposure time via QE boosting (less shutter-open time means less smear)
 - High bandwidth data transfer on-chip using TSV technology can provide good results with rolling shutter and motion video (fast scan rate from high bandwidth connection on-chip to buffer memory)
 - Can use pixel with higher fill factor (3T): more sensitive to support high frame rate w/o excessive scene brightness

- Very High frame rate video:
 - CMOS wins hands down
 - Can have A/D converter per column: can split columns top/bottom to get 2 ADCs/column
 - Use multiple high bandwidth SERDES for output links
 - How much bandwidth can you capture on the system side?
 - 16Mpixel/frame x 1000 frames/sec = 16 Gigapixels/sec
 - 16bits/pixel = 256gigabits/sec, 32Gigabytes sec Link standards:
 - SATA3 (HDD): 6 Gbits/sec
 - NVME (SSD): 16Gigabits/sec
 - Run multiple parallel links to RAID array of SSDS?
 - How much storage can you provide?
 - 32Gigabytes/sec fills a 4Terabyte "drive" in 125 seconds
 - Short bursts can be stored on-chip in DRAM using TSV technology in stacked die configurations

- Special Purpose: NearIR
 - Deep penetration of NIR Photons means poor diffusion MTF unless deep depletion regions
 - High resistivity substrates
 - BSI with high reverse bias
 - ITO (transparent rear electrode with reverse bias?)
 - CCD or CMOS is OK
- Special purpose: NearUV (dermatology)
 - No frontside illumination: too much scattering of light
 - BSI wins. CMOS or CCD. Cheap BSI CMOS from cellphone camera?
- Special Purpose: XRAY
 - Scintillator for down-conversion to visible: reduce shot noise, improve SNR
 - But must be accommodated in illumination path
 - Direct XRAY
 - Will work but will be noisy

- Wide FOV
 - Single aperture, staring array: lens corner distortion, light intensity roll-off (proportional to cosine⁴ of chief ray angle)
 - Realtime flat fielding to correct light rolloff
 - Or simple lens shading correction model
 - Multi smaller-FOV apertures stitched: less cosine⁴ rolloff, less lens corner distortion correction, need image registration/stitching. Cheap CMOS for 360 cameras (ie AR)?