
# Image Lag in CMOS

Crisp

5/13/2018

rdcrisp@sbcglobal.net

#### **DIFFICULTIES IN PPD PIXEL**



- Low voltage is a big problem transfer, pinning, and depletion width compromised
- Surface p+ must be deep enough to fully passivate surface traps
- TX is a strange FET what V<sub>T</sub> to use? Surface FET ok?
- Electric field between TX and p<sup>+</sup> needs to be reduced (to prevent GIDL)
- Floating diffusion doping needs to be tailored to prevent pockets in the FD side
- Horizontal drift field needed to prevent back-flow
- Excellent process control

#### **IMAGE LAG**





Image lag is a concern especially in small pixels operating at low voltages Difference in image lag shows up as pattern noise



## **5 T PPD CHARGE TRANSFER**

### **PPD IMAGE LAG**

