




January 18th 2013

**DIMM-in-a-Package and
Bond Via Array POP Technologies for
Mobile Memory**

Richard Crisp (Chief Technologist)

Invensas Solutions for Ultrabooks and Tablets



Invensas with Dell and the XPS-12 (with DIMM-in-a-Package Memory)
Running Windows 8 at CES 2013, Las Vegas.

Invensas xFD

invensas™

Who is Invensas?




- **Formation:** Founded in 2011 as a wholly owned subsidiary of Tessera Technologies, Inc. (Nasdaq:TSRA)
- **Goal:** Develop and commercialize breakthrough semiconductor interconnect solutions and IP in Mobile, Storage and Cons. Electronics.
- **Core Focus:** “Interconnectology”: adv. interconnect, semiconductor packaging, memory circuitry, modules, 3D TSV architecture.
- **Company:** 50+ Employees (1/3 PhD). **Headquarters:** San Jose, CA.
- **IP:** ~1000 patents and applications.

Invensas Product Development Prototyping Capabilities




Invensas, has advanced prototyping capabilities from Wirebond, Flip-chip and 3D-TSV: Circuit Level to Package to Board and System Level

MEMORY (xFD):




- DIAP for Ultrabooks & Tablets.
- xFD for Servers and Datacenters.

MOBILE (BVA):




- Bond Via Array for Ultra Smartphones
- Cu-Pillar PoP for Smartphones/Tablets

WAFER LEVEL PACKAGING:



- Fan-Out Wafer Level Packaging
- Stacked WLP for Flash Memory/SSD

3D-IC:



- Fine-Pitch TSV Interposers
- 3D Memories
- 3D Capacitors

Ongoing Investment in R&D: Adding Continual Value



DIMM-in-a-PACKAGE technology


Key Project Management Advantages

- Design Flexibility
 - One low-cost Type 3 PCB design can support a broad range configuration options: 2 die/channel to 16 die / channel
- Design Resource Management
 - One PCB design instead of multiple designs to staff for SKU mix
- PCB Logistics
 - Standard Type 3 PCB in 5 days versus 3 weeks for Type 4 HDI PCBs
 - Lower Manufacturing Cost
 - Type 3 PCB vs Type 4 PCB


Key Benefits of DIMM-in-a-PACKAGE module technology

- Full DIMM functionality in a single package including I2C interface
- Designed for low-cost solder-down use: no HDI motherboards required
- Common ball-map for DDR3, DDR4 and LPDDR3 multi-die DRAM packages
 - Standardized footprint/ball-map for channel-wide solder-down memory: ie “DIMM connector” for solder-down memory
- Broad range of device configuration options from single PCB design
 - DDR3 and LPDDR3 co-support at PCB level
- Single-sided or clamshell system use
- Best thermal characteristics of multi-die packages
- Manufactured using existing wirebond FBGA lines: streamlined process flow

First Ultrabook System Using DIAP Now Running Win8



2013: Routed Haswell CPU/memory area comparison



DIMM-in-a-PACKAGE device implementation
12 Layer Type 3 PCB
through-board vias

LPDDR3 x32 device implementation
HDI Build up PCB
12 layer: 3-6-3 Type 4
blind and buried vias

Single Side Assy Configuration options:


- 2 LPDDR3 (x32) per channel (1 rank)
- 4 LPDDR3 (x32) per channel (2 rank)
- 4 LPDDR3 (x16) per channel (1 rank)
- 4 DDR3 (x16) per channel (1 rank)
- 8 DDR3 (x8) per channel (1 rank)

Single Side Assy Configuration options:



- 2 LPDDR3 (x32) per channel (1 rank)
- 4 LPDDR3 (x32) per channel (2 rank)

DIMM-in-a-PACKAGE Memory Device: Family Members

DIMM-in-a-PACKAGE Module: Ball Map Plan




Ball Map plan




407 BGA
17.5 x 22.5 mm
0.8 x 0.8 mm ball pitch

2 Die and 4 Die Structures: DIMM-in-a-PACKAGE Module




Dual Face Up

Quad Face Up Spacer




4 Die Structures: DIMM-in-a-PACKAGE Module

22.5 mm




WIREBONDED THROUGH WINDOW IN SUBSTRATE


17.5 mm




WIREBONDED THROUGH WINDOW IN SUBSTRATE




Quad Face Down Planar
(small die)



Quad Face Down Stack
(large die)



Shrinking the DFD -> μ DFD




Reduce encapsulation to 0.25mm on four sides


Reduce ball pitch to 0.5 x 0.8 mm

Add three rows (24 extra balls) for enhanced PI/SI

8 Die DIMM-in-a-PACKAGE Module



Eight Die Interposer using μ DFD



System-Level co-support of LPDDR3 and DDR3

Example Ball Map Features

Axis of  Signal Symmetry

All signals: 0.8 x 0.8mm pitch
For simple PCB routing


A1 Corner	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	
A	VSS	VPPex	A0_i2c	VDD	DQ5	VSS	DQ7	VDD	VDD	VDD	ZQ	PAR	VrefD	ALERT	VDD	VDD	VDD	VSS	DQ15	VSS	DQ13	VSS	VDDQ	VPPex	VSS			
B	VSS	DQ4	VDDQ	A1_i2c	Event	VDDQ	VSS	Reset	DQSL	DQ3	VSS	DQ0	DML	VrefCA	DMH	DQ8	VSS	DQ11	DQSH	VSS	VSS	VSS	VDDQ	VDDQ	VSS	DQ12	VSS	
C	DQ5	VDDQ	DQ7	A2_i2c	SCL	DQ4	VSS	VSS	DQSLB	VSS	DQ2	DQ1	VSS	VSS	VSS	DQ9	DQ10	VSS	DQSH	VSS	DQ14	DQ12	VDDQ	VDDQ	DQ15	VSS	DQ13	
D	TEN	DQ6	VDDQ	VSS	SDA	VDDQ	VSS	VSS	VSS	VSS	NC	NC	NC	NC	NC	VSS	VSS	VSS	VSS	VSS	VSS	VDDQ	VDDQ	VDDQ	VDDQ	DQ14	VSS	
E	DQ3	VSS	VDDQ	VSS																					VSS	VSS	VSS	DQ11
F	Reset	DQSL	DQSLB	VSS																					VSS	DQSH	DQSH	Reset
G	VDD	VSS	VSS	VDD																					VDD	VSS	VSS	VDD
H	VDD	DQ0	DQ1	VDD																					VDD	DQ9	DQ8	VDD
J	PAR	DQ2	VSS	VDD																					VDD	VSS	DQ10	PAR
K	ALERT	DML	VDD	NC																					NC	VDD	DMH	ALERT
L	VrefCA	VrefD	VSSCA	NC																					NC	VSSCA	VrefD	VrefCA
M	VSS	VSS	VDD	NC																					NC	VDD	VSS	VSS
N	ZQ	DMH	VSS	VDD																					VDD	VSS	DML	ZQ
P	VDD	VSS	DQ10	VDD																					VDD	DQ2	VSS	VDD
R	VDD	DQ9	VSS	VDD																					VDD	VSS	DQ1	VDD
T	DQ8	VSS	DQ11	VSS																					VSS	DQ3	VSS	DQ0
U	VSS	DQSH	DQSH	VDDQ																					VDDQ	DQSLB	DQSL	VSS
V	VPPex	DQ13	VDDQ	VDDQ	VDDQ	VDDQ	VSS	VSS	VSS	VSS	VSS	NC	NC	NC	NC	NC	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VDDQ	VDDQ	VDDQ	DQ5	VPPex
W	DQ14	VDDQ	VSS	DQ12	VDDQ	DQ15	VSS	DQSH	VSS	VSS	DQ11	VSS	DMH	VSS	DML	VSS	DQ3	VSS	VSS	DQSLB	VSS	DQ1	VDDQ	DQ4	VSS	VDDQ	DQ6	
Y	VSS	DQ15	DQ12	VSS	DQ14	VSS	VSS	DQHS	VDD	DQ9	VSS	VSS	VSS	VrefCA	VSS	VSS	VSS	DQ1	VDD	DQSL	VSS	VSS	DQ6	VDDQ	DQ4	DQ7	VSS	
AA	VDDQ	VDDQ	DQ13	VSS	VSS	DQ10	VSS	DQ8	VDD	Reset	ZQ	PAR	VrefD	ALERT	VSS	VDD	VDD	DQ0	VSS	DQ2	VSS	VSS	DQ5	TEN	VDDQ			

PRELIMINARY: NOT FINAL BALL MAP

Redundant set of Command Address Signals


Simplifies substrate and PCB routing
Provides dual x32 or single x64 operation
PCB-level Co-support for LPDDR3/DDR_x

Single Sided Deployment: configuration options




One of two identical memory channels shown

Single Sided Deployment: configuration options




One of two identical memory channels shown

Single Sided Deployment: configuration options




One of two identical memory channels shown

Single Sided Deployment: configuration options



One of two identical memory channels shown

Single Sided Deployment: configuration options



One of two identical memory channels shown

Supported Configurations: Per Channel (Single-Sided Assy)

Number of Die / structure	# ranks	2Gbit				4Gbit			
		LPDDR3		DDR3		LPDDR3		DDR3	
		x16	x32	x8	x16	x16	x32	x8	x16
2 Die, DFU	1 Rank		yes				yes		
4 Die, QFU (Spacer)	2 Ranks		yes				yes		
4 Die, QFD	1 Rank	yes			yes	yes			yes
8 Die, (μ DFD/Interposer)	1 Rank			yes				yes	

	2Gbit	4Gbit
2 Die, DFU	0.5GB LPDDR3	1GB LPDDR3
4 Die, QFU (Spacer)	1GB LPDDR3	2GB LPDDR3
4 Die, QFD	1GB LPDDR3, DDR3	2GB LPDDR3, DDR3
8 Die, (mDFD/Interposer)	2GB DDR3	4GB DDR3

ALL CONFIGURATIONS POSSIBLE ON TYPE 3 PCB

Supported Configurations: Per Channel (Clamshell Assy)




Number of Die / structure	# ranks	2Gbit				4Gbit			
		LPDDR3		DDR3		LPDDR3		DDR3	
		x16	x32	x8	x16	x16	x32	x8	x16
4 Die, DFU	2 Ranks		yes				yes		
8 Die, QFD	2 Ranks	yes			yes	yes			yes
16 Die, (μ DFD/Interposer)	2 Ranks			yes				yes	

	2Gbit	4Gbit
2 Die, DFU (one side pop)	0.5GB LPDDR3	1GB LPDDR3
4 Die, DFU	1GB LPDDR3	2GB LPDDR3
8 Die, QFD	2GB LPDDR3, DDR3	4GB LPDDR3, DDR3
16 Die, (μ DFD/Interposer)	4GB DDR3	8GB DDR3


ALL CONFIGURATIONS POSSIBLE ON TYPE 3 PCB

Thermal


Planar QFD Configuration






PACKAGE SECTION DETAIL



JEDEC Standard QDP Configuration




Planar QFD vs JEDEC Std QDP thermal modeling results




Manufacturing

Structures compared



WIREBONDED THROUGH WINDOW IN SUBSTRATE




Invensas QFD



Invensas DFD




BGA DDP




BGA QDP

Process flows: QFD and JEDEC DDP




Planar QFD flow (same as single die package!)




Twindie DDP flow

Process flows: JEDEC QDP



Quad Die Packaging Cost Comparison




Invensas QFD is cheaper per die than SDP!

DFD / QFD Manufacturing


1. Start with the PCB substrate strip




2. Die Attach all die




3. Wirebond all die




4. Mold entire strip





6. Attach solder balls to entire strip



7. Singulate







DFD / QFD Manufacturing



QFD assembly strip


Optical and 2D X-Ray images



DFD for DIMMs and RDIMMs

Key Difficulties with Dual Die DRAM Package Structures


Dominated
by Gold Cost



Opposing-Face DDP

Asymmetric signal and power delivery
Thermal
Thickness
Cost

Dominated
by RDL Cost




Face-Up DDP with RDL


Power and Signal Delivery via RDL
Thermal
Thickness
Cost

PCB Layout difficulties with standard DDPs

Must interconnect same-named bussed signal to corresponding leads using “shoelace pattern”





Newly Developed Package: Invensas Dual Face Down: DFD™




Invensas Dual Face Down

- Symmetric performance: similar to Single Die Package
- Best thermals
- Thinnest structure (no topside wire loops)
- Lowest manufacturing cost




Simplified Breakout Using DFD


Invensas DFD



Standard BGA




Electrical View: Standard BGA Package Breakout Stubs



C/A Bus: Stub Issue

DDR3 1-to-4 C/A: Fly-by (Stub Length)

800Mbps (DQ信号1600Mbps)



Fly-byトポロジーを選択してもスタブ長が長いとSIは維持出来ない。

ELPIDA

The information in this document is subject to change without notice.



©Elpida Memory, Inc. 2010

ECT-TA-3779



June, 2011

stubの反射

C/A Bus: Stubs




Invensas DFD



Standard BGA

A/Clk Simulation at DDR3-2133: 16% more margin at 75% faster operation




DFD @ 2133

Window = 798 ps
Ideal tCK = 938 ps
85% of a tCK

BD656A_RC_D_REV0_1 U11 M3i


Jitter=19 ps SignalRB=0.048 V VMDC=168.38 mV
ArrTime=0.918 ns AptACDC=1.350 ns AptAC/DCctr=1.683 ns
ACBoxSlew=2.09 V/ns DCBoxSlew=1.95 V/ns



JEDEC r/c D @ 1333

Window = 1093 ps
Ideal tCK = 1500 ps
73% of a tCK

Electrical Considerations: Reference Planes for signals






All C/A signals referenced to Vdd in JEDEC DIMM Specs

DFD references C/A signals to Vdd in package providing consistent image current path: controller to memory die

DFD also references all non C/A signals to Vss for consistent image current path: controller to memory die

Forced Air Convection Heat Transfer Advantage




Configuration	DFD (°C/W)	DDP (°C/W)	Delta from DDP
θ_{ja} still air	36.6	48.7	-25%
θ_{ja} @ 1m/s	26.5	36.3	-27%
θ_{ja} @ 3m/s	22.6	30.3	-25%

~25% lower θ_{ja} for DFD vs. conventional DDP package

Cost Comparison

Manufacturing Cost





Sort Yield Advantage: Invensas DFD vs Conventional DDP

Bin splits of yielded goods improved significantly

Speed Bin Yield vs. Control

1000 unit sample size (95°C testing)



Leg A bottom, Leg B top



Leg D (top die only w/o substrate routing for lower die: performance is therefore optimistic)

- 67% Improvement in 2133MT/s Yield vs Control using same wafer lot


Measured RDIMM Results

Overview of RDIMM Evaluation Vehicle

- Invensas developed an 8GByte Quadrank x72 ECC RDIMM using the DFD package technology (dual 1 Gbit die/package)
- Each module contains 72 die of 1Gbit capacity (x4 die organization)
- Standard RDIMM edge connector/module form factor
- Initial testing: full speed in-system with Memtest 86
- Additional at-speed probing of signals in-system with 12GHz DSA




Instrumented DIMM With Probes Solder-Attached




For full-speed in-system probing of DQ, DQS

In-System Test Setup




Read Eye Diagram (Quadrank RDIMMs, 2DPC @1600MT/s)




Symmetric Performance

(DQx, DQS from die in same package)

DIMM Package 0



DFD Reads Same Package, Both Die



Thank You

Interconnectology™
by
Invensas™

From xFD™ to 3D IC
Pioneering solutions that interconnect
cutting edge technologies, and the
companies that build them.

www.invensas.com

3D IC

xFD™

The advertisement features a dark green background with a glowing, abstract pattern of light trails. On the right side, there are two technical diagrams. The top diagram, labeled 'xFD™', shows a cross-section of a multi-layered structure with vertical interconnects. The bottom diagram shows a top-down view of a 3D IC package with a grid of interconnects and several circular components. The text is primarily in white and yellow/green, with the company name 'Invensas™' in a large, bold font.